M.E. Computer Science & Engineering:CAD For VLSI

Master

In Patiala

Price on request

Description

  • Type

    Master

  • Location

    Patiala

Facilities

Location

Start date

Patiala (Punjab)
See map
Thapar University P.O Box 32, 147004

Start date

On request

Questions & Answers

Add your question

Our advisors and other users will be able to reply to you

Who would you like to address this question to?

Fill in your details to get a reply

We will only publish your name and question

Reviews

Course programme

Semester I

Advanced Data Structures
Software Design and Construction
Research Methodology
Software Engineering Concepts and Methodologies
Advanced Computer Architecture

Semester II

Parallel and Distributed Computing
Advanced Database Systems
Soft Computing Neural Networks
Embedded Systems

Semester III

Seminar
Thesis (Starts)

Semester IV

Thesis (Continued)

CAD For VLSI

Introduction to VLSI design methodologies and supporting CAD environment.

Schematic editors: Parsing: Reading files, describing data formats, Graphics & Plotting Layout. Layout Editor: Turning plotter into an editor. Layout language: Parameterized cells, PLA generators, Introduction to Silicon compiler, Datapath.

Compiler, Placement & routing, Floor planning.

Layout Analysis: Design rules, Object based DRC, Edge based layout operations. Module generators. Simulation: Types of simulation, Behavioral simulator, logic simulator, functional simulator & Circuit simulator.

Simulation Algorithms: Compiled code and Event-driven. Optimization Algorithms: Greedy methods, simulated annealing, genetic algorithm and neural models.

Testing ICs: Fault simulation, Aids for test generation and testing. Computational complexity issues: Big Oh and big omega terms.

Recent topics in CAD-VLSI: Array compilers, hardware software co-design, high-level synthesis tools and VHDL modeling.

M.E. Computer Science & Engineering:CAD For VLSI

Price on request